

Patent

UNITED STATES PATENT APPLICATION

FOR

**METHOD AND APPARATUS FOR PREDICATE IMPLEMENTATION
USING SELECTIVE CONVERSION TO MICRO-OPERATIONS**

INVENTOR:

EDWARD T. GROCHOWSKI

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 WILSHIRE BOULEVARD, SEVENTH FLOOR
LOS ANGELES, CA 90025-1030
(408) 720-8598

ATTORNEY'S DOCKET NO. 42P18225

Express Mail Certificate

"Express Mail" mailing label number: EV409361807US

Date of Deposit: February 20, 2004

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Commissioner for Patents, Alexandria, VA 22313-1450

Anne Collette

(Typed or printed name of person mailing paper or fee)

Anne Collette

(Signature of person mailing paper or fee)

2/20/2004

(Date signed)

METHOD AND APPARATUS FOR PREDICATE IMPLEMENTATION USING SELECTIVE CONVERSION TO MICRO-OPERATIONS

FIELD

- 5 **[0001]** The present disclosure relates generally to microprocessors that employ predication, and more specifically to microprocessors capable of out-of-order (OOO) execution.

BACKGROUND

- 10 **[0002]** Modern microprocessors may support the use of predication in their architectures. A predicated instruction is one that has a qualifying predicate associated with it. When the value of the qualifying predicate is determined to be true, then the instruction is permitted to execute and update the processor's state. When, however, the value of the qualifying predicate is determined to be false, then the instruction is
15 not permitted to update the processor's state. For example, the instruction:

(p2) mov r10 = r11

- 20 will copy the value of r11 into r10 if predicate p2 is true. If predicate p2 is false, r10 retains its original value.

- 25 **[0003]** Predicated instructions may be inserted into program code by the compiler to replace conditional branch instructions. In many implementations this may enhance processor efficiency. But in a processor that supports out-of-order (OOO) execution of instructions, the predicated instructions may cause problems. The predicated

Assignee: Intel Corporation

instructions generally have more source operands than the corresponding non-predicated instructions. To support OOO execution, processors generally require an additional register renaming stage, and adding even the capacity to support one more source operand may
5 greatly magnify the complexity of such a stage. For this reason the direct support of predicated instructions in processor capable of OOO execution may not be practical. It would be possible to compile the code separately into predicated versions and non-predicated versions, but again this may not be practical.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

5

[0005] **Figure 1** is a schematic diagram of a processor and its execution pipeline showing a predicate predictor, according to one embodiment.

[0006] **Figure 2A** is a diagram showing a predicated instruction,
10 according to one embodiment.

[0007] **Figure 2B** is a diagram showing a predicated instruction decomposed into micro-ops where the predicate value cannot be confidently predicted, according to one embodiment.

[0008] **Figure 2C** is a diagram showing a predicated instruction
15 decomposed into micro-ops where the predicate value is confidently predicted true, according to one embodiment.

[0009] **Figure 2D** is a diagram showing a predicated instruction decomposed into micro-ops where the predicate value is confidently predicted true, according to one embodiment.

[0010] **Figure 3** is a diagram showing a predicate predictor with
20 confidence value output, according to one embodiment of the present disclosure.

[0011] **Figure 4** is a flowchart of the decomposition of a predicated
25 instruction for out-of-order execution, according to one embodiment of the present disclosure.

Assignee: Intel Corporation

[0012] Figures 5A and 5B are schematic diagrams of systems including a processor supporting a predicate predictor and micro-op generator, according to two embodiments of the present disclosure.

DETAILED DESCRIPTION

[0013] The following description describes techniques for executing predicated instructions in a processor capable of out-of-order (OOO) execution. In the following description, numerous specific details such as logic implementations, software module allocation, bus signaling techniques, and details of operation are set forth in order to provide a more thorough understanding of the present invention. It will be appreciated, however, by one skilled in the art that the invention may be practiced without such specific details. In other instances, control structures, gate level circuits and full software instruction sequences have not been shown in detail in order not to obscure the invention. Those of ordinary skill in the art, with the included descriptions, will be able to implement appropriate functionality without undue experimentation. In certain embodiments the invention is disclosed in the form of an Itanium ® Processor Family (IPF) compatible processor such as those produced by Intel ® Corporation. However, the invention may be practiced in other kinds of processors, such as an X-Scale ® family compatible processor, that may wish to execute predicated instructions in an OOO environment.

[0014] Referring now to Figure 1, a schematic diagram of a processor and its execution pipeline showing a predicate predictor is shown, according to one embodiment. Instructions are fetched or prefetched from various levels of instruction cache 112 and memory system 110 by a prefetch/fetch stage 114. The instructions are then decoded by a decode stage 116. Once decoded, the instructions may have their architecturally-visible registers (i.e. those registers named in software code) renamed to RSE registers by an architectural rename stage 118.

In one embodiment, the architectural rename stage 118 is supported by a register stack engine 120 that permits the spilling to the register stack backing store of only those registers actually allocated to a function. In other embodiments, the architecturally-visible registers may be
5 renamed to physical registers without the intermediate RSE register stage.

[0015] Once the instructions have their architecturally-visible registers renamed to RSE registers, each instruction may then be represented by a set of one or more micro-operations (micro-ops). The
10 corresponding sets of micro-ops may be issued by a micro-op generation stage 122. The micro-ops may use the RSE register renaming provided by the architectural rename stage 118 and register stack engine 120.

[0016] In one embodiment, the set of micro-ops corresponding to an
15 instruction with a predicate may vary depending upon predictions made about the predicate's value by a predicate predictor 124. The predicate predictor 124 may send both a predicted predicate value signal 150 and a confidence value signal 152 to the micro-op generation stage 122. In one embodiment, the predicted predicate value signal 150 may indicate
20 whether the predicted predicate value is either true or false. The confidence value signal 152 may indicate whether the confidence determined for the corresponding predicted predicate value is high or low by indicating true and false. In other embodiments, the confidence value signal 152 may indicate whether the confidence determined for
25 the corresponding predicted predicate value is high or low by indicating a numerical value which the micro-op generation stage 122 may use to determine whether the confidence value is high or low.

[0017] When the confidence value signal 152 indicates a high confidence for the predicted predicate value of an instruction, micro-op generation stage 122 may issue one set of micro-ops corresponding to that instruction if the predicted predicate value is “true”, and a different
5 set of micro-ops corresponding to that instruction if the predicted predicate value is “false”. These sets of micro-ops may have simpler data dependencies than a set of micro-ops which may be issued without any prediction of the predicate value. Such a set of micro-ops may be issued when the confidence value signal 152 indicates a low confidence
10 for the predicted predicate value of that instruction.

[0018] Sets of micro-ops issuing from micro-op generation stage 122 may be held in a micro-op queue 126 prior to having their RSE registers renamed to physical registers in order to support subsequent OOO execution. In one embodiment, an OOO physical rename stage 128
15 may make use of a rename map table 130 to map RSE registers to physical registers 132. Once the renaming to physical registers is performed, then the micro-ops may be scheduled and dispatched by a schedule stage 136 and a dispatch stage 138, respectively.

[0019] The micro-ops may then be executed in an execution stage
20 140. In one embodiment, execution stage 140 may include several execution units. In one embodiment, these several execution units may be of several specialized types, such as branch execution units, floating point execution units, and integer execution units. It is noteworthy that the actual determination of a predicate value may first be made in the
25 execution stage 140, when the predicate value is calculated. The execution results from the execution stage 140 may then be put back

into program order in a re-order buffer 142 prior to updating the machine state in a retirement stage 144.

- [0020]** Referring now to Figure 2A, a diagram of a predicated instruction 210 is shown, according to one embodiment. This instruction 210 is shown as generated by a compiler. In this embodiment, the instruction 210 has a qualifying predicate (qp) in predicate register p16, a destination architecturally-visible register r33, and a source architecturally-visible register r35. In effect, instruction 210 actually has three source registers: p16, r35, and the initial value of r33. If p16 is later determined to be false, then the initial value of r33 must be restored. If the constant value 0x0 had instead been another source architecturally-visible register, say r23, then the instruction would have actually had four source registers: p16, r23, r35, and the initial value of r33.
- [0021]** Referring now to Figure 2B, a diagram of a predicated instruction decomposed into micro-ops where the predicate value cannot be confidently predicted is shown, according to one embodiment. The instruction 210 may be decomposed into micro-ops 220, 222, and 224 which collectively perform the operations of instruction 210. In effect, the initial value of r33 is placed into a temp register in micro-op 220. When the value of the predicate register is finally calculated, the conditional move (cmov) of micro-op 224 may then place either the results of micro-op 222 in r33 or the initial value of r33 in temp into r33. When instruction 210 is decomposed into micro-ops 220, 222, and 224, the three source registers p16, r35, and the initial value of r33 are reduced to only at most two source registers per micro-op. In the case of micro-op 220, the two source registers are

p16 and r33. In the case of micro-op 222, the one source register is r35. In the case of micro-op 224, the two source registers are r33 and temp.

[0022] Using a decomposition method such as shown in Figure 2B, other predicated instructions may be represented by a set of one or more micro-ops. Generally these may reduce the predicated instruction, with up to four source registers, into a set of micro-ops each requiring only up to two source registers. In Table 1, several examples of predicated instructions are shown with one embodiment of a decomposition of the predicated instruction into a set of one or more corresponding micro-ops. Each predicated instruction is one of those in the Itanium® Processor Family (IPF) instruction set.

Table 1

Instructions		Micro-op Sequences	
1.	(qp) add r1 = r2, r3	1a	append temp = r1, qp
		1b	add r1 = r2, r3
		1c	cmov r1 = temp, r1
2.	(qp) ld4 r1 = [r3], r2	2a	append temp1 = r1, qp
		2b	append temp2 = r3, qp
		2c	ld4 r1 = [r3]
		2d	add r3 = r3, r2
		2e	cmov r1 = temp, r1
		2f	cmov r3 = temp2, r3
3.	(qp) cmp.eq p1, p2 = r2, r3	3a	append p-temp1 = p1, qp
		3b	append p-temp2 = p2, qp
		3c	cmp.eq p1 = r2, r3
		3d	cmp.ne p2 = r2, r3
		3e	cmov p1 = p-temp1, p1
		3f	cmov p2 = p-temp2, p2
4.	(qp) cmp.eq.unc p1, p2 = r2, r3	4a	cmp.eq p1 = r2, r3
		4b	cmp.ne p2 = r2, r3
		4c	cmov.unc p1 = qp, p1
		4d	cmov.unc. p2 = qp, p2
5.	(qp) cmp.eq.or p1, p2 = r2, r3	5a	append p-temp1 = p1, qp
		5b	append p-temp2 = p2, qp
		5c	cmp.eq p1 = r2, r3
		5d	cmp.eq p2 = r2, r3
		5e	cmov.or p1 = p-temp1, p1
		5f	cmov.or p2 = p-temp2, p2

Similar decompositions may be used for other instructions in the IPF instruction set, and in other embodiments similar decompositions may be used for instructions in other instruction sets that may use

5 predication. For more details about decompositions in the IPF, see U.S. patent application serial number 10/685,654, entitled “Method and Apparatus for Predication Using Micro-ops”, which is commonly assigned with the present application.

[0023] Referring now to Figure 2C, a diagram of a predicated instruction decomposed into micro-ops where the predicate value is confidently predicted true is shown, according to one embodiment. When the predicate value is confidently predicted to be true, then only two micro-ops 230, 232 may be required as opposed to the three micro-ops shown in Figure 2B. Micro-op 230 may use a check.t for the qualifying predicate p16. The check.t micro-op may test the eventual calculated value of the qualifying predicate p16 to see if it is true. If the calculated value is in fact true, then the check.t micro-op has no further effect on the machine state. If, however, the calculated value is false, then the check.t micro-op may initiate a recovery procedure. Micro-op 232 may be the instruction 210 without predicate. Another way of saying this is that micro-op 232 may be equivalent to a micro-op performing the unconditional form of instruction 210, even in those cases where there is no unconditional form of instruction 210 is available in the instruction set. It may be noted that there is no data-dependency between micro-ops 230, 232 and this may be contrasted to the data dependencies of between micro-ops 220, 222 and 224 of Figure 2B. However there may exist a control dependency between micro-op 230 and micro-op 232, because when the test of micro-op 230 fails, the result of micro-op 232 should not update the value of r33.

[0024] In one embodiment, the recovery procedure may be similar to that following a mispredicted branch instruction: the check.t performs its test in the execution stage and initiates a processor pipeline flush and recovery. In this embodiment there is the possibility of re-using some of the existing circuitry implemented for cases of mispredicted branches. In another embodiment, circuitry in the retirement stage

may treat the recovery procedure as equivalent to an exception. The generally effect would be similar, in that the pipeline would be flushed. However it may be easier to accomplish this in the retirement stage because the instructions, placed in OOO form for execution, would be put back into original program order by the re-order buffer.

5 **[0025]** In other embodiments, the predicated instruction corresponding to instruction 210 may be one that may decode into a set of two or more micro-ops in non-predicated (unconditional) form. In these cases, the corresponding set of micro-ops when the qualifying
10 predicate value is confidently predicted to be true would be that set of micro-ops and the check.t (qp) micro-op.

[0026] Referring now to Figure 2D, a diagram of a predicated instruction decomposed into micro-ops where the predicate value is confidently predicted true is shown, according to one embodiment.
15 When the predicate value is confidently predicted to be false, then only one micro-op 240 may be required as opposed to the three micro-ops shown in Figure 2B. Micro-op 240 may use a check.f for the qualifying predicate p16. The check.f micro-op may test the eventual calculated value of the qualifying predicate p16 to see if it is false. If the calculated
20 value is in fact false, then the check.f micro-op has no further effect on the machine state. If, however, the calculated value is true, then the check.f micro-op may initiate a recovery procedure. The recovery procedures may be one of those discussed in connection with Figure 2C above.

25 **[0027]** In other embodiments, the predicated instruction corresponding to instruction 210 may again be one that may decode into a set of two or more micro-ops in non-predicated (unconditional)

form. In these cases, the corresponding set of micro-ops when the qualifying predicate value is confidently predicted to be false may be merely the check.f (qp) micro-op.

[0028] Referring now to Figure 3, a diagram of a predicate predictor with confidence value output is shown, according to one embodiment of the present disclosure. In one embodiment, the predictor receives an instruction pointer corresponding to the predicated instruction, and has received history information during previous program execution. The predicted predicate value may be a signal indicating true or false to reflect the prediction. The confidence value may be a signal indicating true or false to reflect whether or not the predicate predictor has high or low confidence in the currently-presented predicted predicate value. In other embodiments, the confidence value may signal a number that may be interpreted by external circuitry as being of high or low confidence value. In some embodiments, the predicted predicate value show as a signal may present a “don’t care” or indeterminate value when the confidence value is low.

[0029] Referring now to Figure 4, a flowchart of the decomposition of a predicated instruction for out-of-order execution is shown, according to one embodiment of the present disclosure. In block 410 the predicated instruction is presented. In block 412 the confidence value for the predicted predicate value of that instruction may be retrieved. Then in decision block 414 it may be determined whether the confidence value is high. If not, then the predicted predicate value may be ignored, and the decision block 414 exits via the NO path. In block 430 the set of micro-ops in the form of an append micro-op, one or

more non-predicated instruction micro-ops, and a conditional move micro-op may be issued.

[0030] If, however the decision block 414 determines that the confidence value is high, then the decision block 414 exits via the YES path. The predicted predicate value may be retrieved in block 416, and then in decision block 418 it may be determined whether the predicted predicate value is true. If not, then the decision block 418 exits via the NO path and the check.f micro-op may be issued by itself. In decision block 434, it may be determined whether the calculated value of the predicate value is also false. If so, then the decision block 434 exits via the YES path and the process completes. If not, then the decision block 434 exits via the NO path and in block 436 a recovery process may be initiated.

[0031] If, however, in decision block 418 it is determined that the predicted predicate value is true, then the decision block 418 exits via the YES path and in block 420 a check.t micro-op, along with one or more non-predicated instruction micro-ops, may be issued. Then, in decision block 422, it may be determined whether the calculated value of the predicate value is also true. If so, then the decision block 422 exits via the YES path and the process completes. If not, then the decision block 422 exits via the NO path and in block 424 a recovery process may be initiated.

[0032] Referring now to Figures 5A and 5B, schematic diagrams of systems including a processor supporting a predicate predictor and micro-op generator are shown, according to two embodiments of the present disclosure. The Figure 5A system generally shows a system where processors, memory, and input/output devices are

interconnected by a system bus, whereas the Figure 5B system generally shows a system where processors, memory, and input/output devices are interconnected by a number of point-to-point interfaces.

- [0033]** The Figure 5A system may include several processors, of which only two, processors 40, 60 are shown for clarity. Processors 40, 60 may include level one caches 42, 62. The Figure 5A system may have several functions connected via bus interfaces 44, 64, 12, 8 with a system bus 6. In one embodiment, system bus 6 may be the front side bus (FSB) utilized with Pentium® class microprocessors manufactured by Intel® Corporation. In other embodiments, other busses may be used. In some embodiments memory controller 34 and bus bridge 32 may collectively be referred to as a chipset. In some embodiments, functions of a chipset may be divided among physical chips differently than as shown in the Figure 5A embodiment.
- [0034]** Memory controller 34 may permit processors 40, 60 to read and write from system memory 10 and from a basic input/output system (BIOS) erasable programmable read-only memory (EPROM) 36. In some embodiments BIOS EPROM 36 may utilize flash memory. Memory controller 34 may include a bus interface 8 to permit memory read and write data to be carried to and from bus agents on system bus 6. Memory controller 34 may also connect with a high-performance graphics circuit 38 across a high-performance graphics interface 39. In certain embodiments the high-performance graphics interface 39 may be an advanced graphics port AGP interface. Memory controller 34 may direct read data from system memory 10 to the high-performance graphics circuit 38 across high-performance graphics interface 39.

[0035] The Figure 5B system may also include several processors, of which only two, processors 70, 80 are shown for clarity. Processors 70, 80 may each include a local memory controller hub (MCH) 72, 82 to connect with memory 2, 4. Processors 70, 80 may exchange data via a point-to-point interface 50 using point-to-point interface circuits 78, 88. Processors 70, 80 may each exchange data with a chipset 90 via individual point-to-point interfaces 52, 54 using point to point interface circuits 76, 94, 86, 98. Chipset 90 may also exchange data with a high-performance graphics circuit 38 via a high-performance graphics interface 92.

[0036] In the Figure 5A system, bus bridge 32 may permit data exchanges between system bus 6 and bus 16, which may in some embodiments be a industry standard architecture (ISA) bus or a peripheral component interconnect (PCI) bus. In the Figure 5B system, chipset 90 may exchange data with a bus 16 via a bus interface 96. In either system, there may be various input/output I/O devices 14 on the bus 16, including in some embodiments low performance graphics controllers, video controllers, and networking controllers. Another bus bridge 18 may in some embodiments be used to permit data exchanges between bus 16 and bus 20. Bus 20 may in some embodiments be a small computer system interface (SCSI) bus, an integrated drive electronics (IDE) bus, or a universal serial bus (USB) bus. Additional I/O devices may be connected with bus 20. These may include keyboard and cursor control devices 22, including mice, audio I/O 24, communications devices 26, including modems and network interfaces, and data storage devices 28. Software code 30 may be stored on data storage device 28. In some embodiments, data storage device 28 may

Assignee: Intel Corporation

be a fixed magnetic disk, a floppy disk drive, an optical disk drive, a magneto-optical disk drive, a magnetic tape, or non-volatile memory including flash memory.

[0037] In the foregoing specification, the invention has been described
5 with reference to specific exemplary embodiments thereof. It will,
however, be evident that various modifications and changes may be
made thereto without departing from the broader spirit and scope of the
invention as set forth in the appended claims. The specification and
drawings are, accordingly, to be regarded in an illustrative rather than a
10 restrictive sense.